Skip to content
View k-pitaliya's full-sized avatar
💭
Open to VLSI / Verification roles
💭
Open to VLSI / Verification roles

Achievements

Achievement: Pull Shark

Achievements

Achievement: Pull Shark

Block or report k-pitaliya

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. audio-spectrum-analyzer-stm32 audio-spectrum-analyzer-stm32 Public

    Real-time FFT-based Audio Spectrum Analyzer on STM32F411 | INMP441 mic + SSD1306 OLED | CMSIS-DSP 512-pt FFT | 8-band visualization

    C 3

  2. text-parsematch text-parsematch Public

    🔍 Process text inputs effortlessly with this Python package, returning structured and validated outputs using pattern matching and retries.

    Python

  3. ai-eda-playground ai-eda-playground Public

    Browser-based RTL design environment — natural language → Verilog generation → testbench auto-generation → Icarus Verilog simulation → autonomous bug correction

    Python

  4. KushalPitaliya KushalPitaliya Public

    Kushal Pitaliya — VLSI Design Verification & Cloud Engineer

  5. FSM-Digital-Controller FSM-Digital-Controller Public

    Multi-state Mealy/Moore FSM in SystemVerilog with SVA assertions, constrained-random testbenches, and functional coverage — synthesizable on Xilinx FPGAs

    SystemVerilog

  6. intelligent-doc-engine intelligent-doc-engine Public

    Serverless document processing pipeline — S3 → Lambda → AWS Textract → DynamoDB → SNS. Built with AWS SAM, IAM least-privilege, and event-driven architecture.

    Python