Double-double and quad-double floating-point arithmetic for Rust, scalar and on 8-lane SIMD vectors, with bitwise the same results on AVX-512, AVX2, SSE2, NEON and portable builds. It also has forward-mode dual numbers over these lanes and a dense LU factorization in double-double.
A double-double is an unevaluated sum hi + lo of two f64, about 32 significant digits. A quad-double is a sum of four,
about 64 digits. Both are built from error-free transformations (two-sum, FMA two-product), so they run at hardware
speed, with no allocation and no arbitrary-precision library.
| Type | What it is |
|---|---|
v8::V8 |
8 f64 in one AVX-512 register, two AVX2 registers, four SSE2 or NEON registers, or a plain array, with fused multiply-add throughout; divisor and div_by for several divisions by one vector, on AVX-512 by its reciprocal (rcp14, Newton steps and one correction), bitwise the same as div |
dd::DD, dv::DV |
double-double, scalar and 8-lane; DV::div_by for several divisions by one b through b.hi.divisor(), bitwise the same as /; dv::DotAcc accumulates sums of products; dd::split and dd::join between slices of double-doubles and their hi and lo arrays |
qd::QD, qv::QV |
quad-double, scalar and 8-lane; exact decimal parsing and printing; QV::div_by for several divisions by one b through b.c[0].divisor(), bitwise the same as /; QdAcc, QDotAcc accumulators; qv::axpy_parts, y + a x on quad-double vectors kept as four part arrays; qd::to_parts and qd::from_parts between slices of quad-doubles and their four part arrays |
dual::Du, dual::Dtn<N>, dual::Fu, dual::Fun<N>, dual::Qu, dual::Dc |
forward-mode dual lanes: a double-double value with a double-double tangent or N f64 tangents, f64 versions, a quad-double value with a quad-double tangent, and a double-double value with a complex tangent, behind the dual::Lane trait |
jet::Jet<N> |
a truncated power series lane: N double-double coefficients in one variable, Cauchy products and series quotients, so a computation written over dual::Lane gives its own Taylor coefficients in a parameter entered as Lane::var (the right-hand sides of a high-order Taylor continuation of a branch); jet::Series<N> is its scalar parameter arithmetic (Lane::P, double-double on every other lane, so constants formed from the parameter stay bit for bit what they were) |
jet::QJet<N> |
the same in quad-double, with jet::QSeries<N> its parameter arithmetic: Taylor coefficients to quad-double accuracy where cancellation in the computation amplifies double-double rounding; Lane::coef_qd and set_coef_qd read and set them without rounding to double-double |
dual::Counted<L> |
any lane type with every operation counted by kind (dual::take_counts, indexed by dual::op), the results bitwise L's: operation counts of code written over dual::Lane |
field::Fl<T, B>, field::DMat, field::TangentTail |
8 B values of a lane type as B lane vectors, with f64 tangents set and unit tangents seeded (set_tan64, unit, unit_tangent), Cauchy products (cs, cs_range, cs_w), Horner evaluation, a constant double-double matrix applied to them (MatLane::dmat_apply), solves with a DDLu (FieldSolve, including solve_lanes_refine, refined in the lane type: to quad-double for QV, and solve_lanes_refine_t, value and tangent together, a complex tangent by its real part and a jet refused, and solve_lanes_jet and solve_lanes_jet_refine, a jet's system order by order with the LU at the values, in double-double or each order refined to quad-double) and an early end of a series once its tangent terms have stayed below a tolerance, relative to their largest so far, for a run of orders (TangentTail): the arithmetic of power-series methods, for every lane type |
linalg::DDLu, linalg::clu_logdet |
dense LU with partial pivoting in double-double (and blocked in f64 for mixed precision), solves, transpose solves, many right-hand sides, solves refined to quad-double (solve_refine_qd, the residual in quad-double), Gram matrices, the determinant; ln|det| and arg det of a complex double-double matrix by the same LU (clu_logdet) |
linalg::QDLu |
dense LU with partial pivoting in quad-double (8-row QV lanes, the trailing update in parallel, zero updates skipped), solves and transpose solves in quad-double: for systems too ill-conditioned for double-double |
linalg::lu_rect_f64 |
the f64 partial-pivoting LU of the first columns of a rectangular block, leaving the Schur complement: the step of a block (staircase) LU |
linalg::StaircaseLu |
the f64 LU with partial pivoting of a staircase (almost block diagonal) system with one global parameter, as multiple shooting gives, built block by block without the dense matrix; solves and transpose solves in double-double |
exact |
exact dyadic and decimal arithmetic, the reference the tests compare against |
Every number and lane type has mul_pwr2, an exact scaling by a power of two (every part, tangents included), for
computing in a variable rescaled by 2^k, such as a power series whose coefficients would overflow in the original variable;
dd::pow2_near gives the power of two nearest to a scale in the logarithm (within a factor of √2).
Add the crate from crates.io:
cargo add multidoubleor as a dependency in Cargo.toml:
[dependencies]
multidouble = "1.0"use multidouble::dd::DD;
use multidouble::native::DV;
use multidouble::qd::QD;
// double-double: about 32 digits
let third = DD::from_f64(1.0) / DD::from_f64(3.0);
// quad-double: about 64 digits, with exact decimal input and output
let sqrt2: QD = "1.414213562373095048801688724209698078569671875376948073176679737990732478"
.parse()
.unwrap();
println!("{}", (sqrt2 * sqrt2).to_sci(64));
// 8 double-double values at once, each lane bitwise equal to the scalar result
let x = DV::load(&[1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0], &[0.0; 8]);
let y = x * x + DV::splat(third);
assert_eq!(y.lane(2), DD::from_f64(9.0) + third);The SIMD backend is the best one the CPU has, detected at run time:
| Backend | Chosen when | Registers |
|---|---|---|
avx512 |
the x86-64 CPU has AVX-512F, AVX2 and FMA | one zmm |
avx2 |
the x86-64 CPU has AVX2 and FMA | two ymm |
sse2 |
any other x86 or x86-64 CPU; SSE2 has no fused multiply-add, so that one operation runs per lane through f64::mul_add |
four xmm |
neon |
aarch64 | four NEON |
portable |
every other target, or any target with the cargo feature portable |
a plain array |
linalg picks it by itself. Code of your own, written once over the backend S: Simd, runs on it through
simd::dispatch:
use multidouble::dd::DD;
use multidouble::dv::{DotAcc, DV};
use multidouble::simd::{self, Kernel, Simd};
/// the sum of squares of the double-doubles (hi, lo), 8 lanes at a time
struct SumSq<'a>(&'a [f64], &'a [f64]);
impl Kernel for SumSq<'_> {
type Output = DD;
// inlined into the backend's instruction set, so that the lane operations become its instructions
#[inline(always)]
fn run<S: Simd>(self) -> DD {
let mut acc = DotAcc::<S>::zero();
for (h, l) in self.0.chunks_exact(8).zip(self.1.chunks_exact(8)) {
let x = DV::load(h, l);
acc = acc.add_prod(x, x);
}
let v = acc.finish();
(0..8).fold(DD::ZERO, |s, j| s + v.lane(j))
}
}
let (hi, lo) = (vec![1.5; 64], vec![0.0; 64]);
assert_eq!(simd::dispatch(SumSq(&hi, &lo)).to_f64(), 144.0);
println!("ran on {}", simd::isa());Inside run, loop over lanes with plain for loops. An adapter such as fold runs the loop body inside a std
function, which the compiler may keep out of line and compile without the backend's instructions, so that every lane
operation becomes a call.
The aliases in native (native::DV, native::QV, ...) are the lane types on the backend the build's target
features select at compile time, for code that does not dispatch (RUSTFLAGS="-C target-cpu=native" makes that the
best one too). Results are the same on every backend; only the speed changes.
The cargo feature f128 adds conversions between f128 and the scalar types. It needs nightly Rust, as f128 is
unstable. QD::from_f128 is exact, DD::from_f128 rounds to the nearest parts, and both to_f128 are correctly
rounded.
python/ is a Python package of the same arithmetic on numpy arrays: elementwise double-double
add, subtract, multiply and divide on (hi, lo) array pairs on the best backend the CPU has, a double-double LU solve,
and numpy versions of the error-free transformations (pip install ./python, which builds it with maturin).
The tests compare against exact arithmetic (exact), which shares no code with the algorithms under test. Errors are
relative to the exact result. Here u = 2⁻⁵³, so u² = 2⁻¹⁰⁶ is the double-double unit.
| Operation | Bound checked | Worst seen (20,000 random inputs) |
|---|---|---|
| double-double add, subtract (including near-cancelling pairs) | 3 u² (Joldes, Muller and Popescu, 2017) | 1.66 u² |
| double-double multiply | 5 u² | 3.12 u² |
| double-double divide (residual of the quotient) | 8 u² | 1.54 u² |
| two-sum, quick-two-sum, two-product | exact | exact |
For the quad-double types, the tests check every operation against exact arithmetic. They also check the scalar and 8-lane results bit for bit, and decimal input and output round trips. Against exact arithmetic the quad-double operations err by at most 2.1×2⁻²⁰⁹, about 63 digits. They use the algorithms of the QD library (Hida, Li and Bailey, ARITH-15, 2001), with two repairs found by these tests:
- The accurate add. It lost a term when all parts are read with three emitted.
- The square root. It lost accuracy far from 1. It now scales its argument by a power of four first.
Quad-double costs 8–29 times double-double per operation, and 14–17 times in sums of products.
Every check can fail. Two kinds of controls show it:
- Built-in breakage. The feature
mutatebreaks the quad-double algorithms one at a time on purpose, andcargo test --release --features mutatechecks that each breakage fails a test. - Hand-written controls. The integration tests contain controls that feed deliberately wrong results to the same checks: a double-double add without its low parts, a wrong derivative, a perturbed LU factor, and f128 conversions that round twice.
cargo test --release # SSE2 on x86, NEON on aarch64
cargo test --release --features portable # the plain-array backend
RUSTFLAGS="-C target-feature=+avx2,+fma" cargo test --release # AVX2
RUSTFLAGS="-C target-cpu=native" cargo test --release # AVX-512 where the CPU has it
cargo test --release --features mutate # the mutation controls
cargo +nightly test --release --features f128 # the f128 conversions
cargo llvm-cov --features mutate # coverage (cargo-llvm-cov)
cargo bench --bench arith # scalar against lanes; f64, double-double, quad-double
cargo bench --bench linalg # double-double LU against f64 LUtests/lanes.rs checks that V8, DV and QV match the scalar types bit for bit, on every backend the CPU has. The NEON backend's code is also
compiled on x86 against a pure-Rust model of its intrinsics and checked there (v8::neon_check), so it is tested on
every runner, not only on ARM. CI runs the whole suite on:
- the portable, SSE2, AVX2, AVX-512 and NEON backends;
- Linux on x86-64, ARM64, ARMv7, PPC64LE, RISC-V 64 and S390X (big-endian);
- macOS on ARM64;
- Windows on x64 and x86;
- nightly Rust with the feature
f128, on x86-64 and ARM64 Linux.
It also runs coverage, clippy on each backend, and a library check at the minimum Rust version.
The minimum Rust version is 1.89, where the AVX-512 intrinsics became stable.
This code was written for a double-double solver of Choptuik's critical collapse in D dimensions (choptuik-large-d). That solver needs about 30 digits and an exact Jacobian at the speed of SIMD f64 code.
BSD 3-Clause, the license of the QD library whose quad-double algorithms src/qd.rs and src/qv.rs
follow. QD's own notice is kept in LICENSE-QD.